Abstract -In this paper, a new continuous multilevel compact model for phase-change memory (PCM) is proposed. It is based on the modified rate equations with the introduction of a variable related to material melting. The model is evaluated using a large set of dynamic measurements and shows a good accuracy with a single model card. All fitting parameters are discussed, and their impacts are detailed. Full circuit simulation is performed. Good convergence and fast simulation time suggest that this new compact model can be exploited for PCM circuit design.
any random pulse applied has never been published. Such validations are especially important in a multilevel context, where intermediate resistance-level states are exploited. This paper presents a new continuous compact model of PCM, based on the comprehensive rate equations. The proposed model is extensively validated by the experimental results, in a wide range of time and temperatures. Using a single model card, the simulation of any random-shaped pulse can be achieved, for the very first time. The modeling approach relies on simplified temperature computation, compensated by detailed considerations of the nanophysics inside a PCM cell during programming. The model is efficiently implemented in a Verilog-A code without any decision module to ensure convergence and short simulation time.
Section II describes the model equations and the measurements performed to validate it. Section III presents the correlation between simulations and silicon measurements through a brief extraction flow. Section IV is focused on model card parameters with emphasis on their influences and physical meanings. A summary of obtained performances is given in Section V.
II. MODEL PRESENTATION A. Model Architecture
A block diagram of the modeling process is shown in Fig. 1 . First, the temperature is computed based on inputs and PCM state from the previous simulation step. The temperature computation module feeds two other related modules: one processing the portion of the active melted volume and the other one determining the crystalline fraction of the remaining nonmelted active part. The crystalline fraction and the temperature are then reinput to the dc module, which computes the cell resistance for the current simulation step.
1) Temperature Module: Self-heating temperature inside the PCM cell T SH follows the first-order differential equation, 0018-9383 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. which is given in the following equation [13] , [18] :
where U and R PCM are, respectively, the voltage across and resistance of the cell, R th and C th are the effective thermal resistance and capacitance, respectively, and t is the time. The ambient temperature T amb is then added to the self-heating temperature T SH to obtain the final temperature T used in the next calculations. This temperature has no spatial dimension, and we consider that it is calculated on a single point in the system, which is the hottest spot of the device. Thermal calculations performed using Cueto et al.'s [19] electrothermal solver shown in Fig. 2 indicate that this hottest spot inside the PCM layer is located at the interface between the heater and the amorphous dome. The effective thermal resistance depends on the phase of the material [15] and has been implemented in the model via the following equation:
R thc is the crystalline thermal resistance and R tha the amorphous thermal resistance. F c , F m , and F a are, respectively, the crystalline, melted, and amorphous fraction of the material.
2) Melting Module: Despite its simplified calculation, the temperature is not considered uniform inside the active volume. Hence, some portion of the material can be melted, whereas other parts stay solid during a pulse. This partial melting is implemented by the introduction of the state variable F m , computed as the solution of the first-order differential equation, which is given in the following equation:
where τ m is the melting time constant, T m is the melting temperature of the GST, and σ m is a parameter reflecting the spatial nonuniformity of the temperature inside the cell. The form of the right-hand side of (3) and the fitting parameter σ m ensure a smooth and continuous transition from solid to melted.
3) Crystalline/Amorphous Module: The crystalline fraction F c is calculated by modifying the right-hand side of the classical Johnson-Mehl-Avrami-Kolmogorov equation [20] to take F m variable into account
where τ c is the characteristic time of crystallization and "1" stands for the whole active area. The amorphous fraction is then calculated by
When the time becomes infinite, variable F c tends to the solid fraction, which is 1 − F m , then F a tends to 0. Indeed, the amorphous phase is seen as a metastable phase, crystallizing even at room temperature. However, this dynamics do not impact the simulation because the crystallization time is long enough.
4) Resistance Module: The resistance of the whole cell is calculated as a series of resistances for each phase, weighted by using their respective fraction
where R heater is the resistance of the heater, which is constant for a given technology. R c is the resistance of the crystalline phase, and R a is the resistance of the amorphous phase. We assume that the resistance of the melted phase is R c because in this state, the current is mainly controlled by the resistance of the polycrystalline GST surrounding the active area. R a is calculated using Ohm's law, assuming that the voltage drop inside the PCM is mainly located inside the amorphous dome. Current I PF in the amorphous phase is modeled by the Poole-Frenkel conduction [21] - [23] as given in the following equation:
whereA kPF , PF, and β PF are the fitting parameters with physical meanings described previously [23] , and k is Boltzmann's constant. The calculation of field F, as given by (8), is impacted by the thickness of the amorphous cap u a . u a is defined in (8) as a fraction of the maximum size u a,max of the dome, the latter being treated as a fitting parameter
PF parameter of (7) follows Varshni's empirical law [24] , [25] , such that
where E a0 is the activation energy at 0 K, considered as a fitting parameter, and a va and b va are the thermal parameters, set to the values found in Le Gallo et al. [25] : a va = 600 μ eV · K −1 and b va = 800 K. The temperature dependence of the resistance during the semiconducting crystalline phase R c follows the expression [26] : Fig. 3 . Crystallization time as a function of temperature. τ set is the sum of τ LT and τ HT , so that the process is quick at high temperature and slow at low temperature.
where E ac is an activation energy and R C 0 = R cry when T = T amb , both are model card parameters.
B. Model Innovations
Equation (4) gives the time dependence of F c , τ c contains all other dependencies. In this paper, the crystallization speed is considered dependent on the temperature and the amorphous fraction.
Considering (5), the crystallization speed ∂ F c /∂t can be extracted from (4) as a function of
To isolate the dependencies, we introduce v g as the normalized amorphous-fraction-dependent growth speed and τ set as the temperature-dependent crystallization time
1) Temperature-Dependent Crystallization Time:
Ciocchini et al. [27] show that τ set follows a non-Arrhenius behavior because of an incompatibility of the activation energies between high and low temperatures. This is why in our approach, high-and low-temperature crystallization kinetics are separated, as given in the following equation:
Thereby, (13) enables the model to provide a good retention at room temperature and a short crystallization time during high-voltage pulses. Fig. 3 shows τ set as a function of 1/kT, with the temperature scale reported on the upper axis. This plot validates that the crystallization time is short at high temperature, whereas it is many orders of magnitude higher at room temperature.
2) Amorphous-Fraction-Dependent Growth Speed: The normalized growth speed v g is inserted in the model to reflect the nonuniformity of the crystallization as a function of the size of the amorphous dome. As shown in Fig. 2 , the simplified temperature calculated by the model is considered to be the one at the interface between the heater and the GST. However, the temperature determining the crystallization process, considering regrowth from surrounding crystalline GST ( [19] , [28] ), is more likely the one at the boundary between surrounding crystalline GST and the active volume. To take this effect into account while keeping a simple temperature calculation, we chose to let the growth speed vary with the amorphous fraction. Indeed, assuming a constant temperature gradient between the hotspot and the top electrode kept at room temperature, the temperature at the boundary changes with the position of this interface for a given input power. The smaller the amorphous dome, the closer the amorphous/crystalline interface is from the heater, and the warmer it is. The normalized growth speed v g is defined by the expression as shown in the following equation:
where b is a fitting parameter. According to (14) , the crystallization speed at a given temperature is higher for low amorphous fractions, as shown in Fig. 4 , where v g versus F a is plotted.
C. Electrical Characterization Method
Transmission electron microscopy (TEM) cross section along with the equivalent scheme of the test structure is shown in Fig. 5 . All characterizations are performed using this test structure. A wall-type PCM structure [29] is connected in series with a MOSFET selector, where the gate is used to limit the current flowing through the cell. u a is the radius of the active volume, where phase transitions happen. This material switches from amorphous to crystalline and back to amorphous under the application of pulses.The whole device is integrated in a CMOS technology, and the node between the PCM cell and the MOSFET selector is not accessible from outside. Therefore, the following results present the simulation of both devices in series, the MOSFET being previously extracted separately. The characterization method aims to test every possible operating condition of the device in order to validate the model extensively. First, the current versus voltage is acquired for several intermediate states by setting the PCM into the desired state and applying a slow ramp voltage on the top electrode [23] . Then, the phase transitions are studied through three different characteristics, shown in Fig. 6 ; the RESET-SET-RESET is a staircase-up measurement with long squared pulses, the SET low is a staircase-up with increasing pulsewidth in the low current regime, and the ramp-down SET is high current pulses with increasing fall times (FTs) [30] , [31] .
Each measured point reported in these R-time or R-current characteristics is always composed of the same set of pulses, shown in Fig. 7 . First, a RESET operation is performed to fully control the initial state. Then, a SET pulse, with a variable width, FT, and current amplitude, is applied to the cell, and the programming current is measured. The programming current is averaged in the second half of the pulsewidth to avoid being disturbed by overshoots, when the current settles. As shown in Fig. 7 , the programming word line (WL) voltage is tuned in order to set the current value, whereas the bit line (BL) voltage controls time width and FT parameters. Finally, the resistance value of the cell, which is a single point of measurement on the R-time or R-current characteristics, is extracted with 0.1 V on the BL and 1.2 V on the WL through a dc measurement. The measurement conditions used for each plotted characteristics are summarized in Table I . To get rid of the drift effect [32] , the delay between different pulses is constant. The impact of the ambient temperature is studied, and error bars are obtained by repeating three times the exact same set of measurements.
III. MODEL VALIDATION THROUGH MODEL CARD EXTRACTION
The entire voltage range measured, including temperature and pulse time dependencies, is fit using a single model card, which is shown in Table II . Given the simplifications made to ensure the fast convergence of the compact model, the model parameters do not correspond precisely to the physical parameters to which they are related. Yet all model parameters have been kept to reasonable values during the extraction and they remain coherent with their associated physical parameters. They can be classified into three main categories: the first one is composed of the parameters related to the conductivity of the amorphous and crystalline phases, RESET-SET-RESET characteristics. Staircase-up with long (10 μs) pulses and sharp FT (10 ns) under three operating temperatures. Dots: measurements. Lines: simulations. Both memory switching are visible on these characteristics and are correctly modeled.
the second one includes the calculation of the temperature and the melting fraction inside the phase-change area, and the last category refers to time-dependent crystallization.
As the resistance is conditional upon the low field conduction, the I -V characteristics must be modeled first. A kPF , u amax , and E a0 act, respectively, on the level, slope, and temperature dependence of the amorphous subthreshold conduction. The threshold switching is modeled using a thermal runaway inside a Poole-Frenkel mechanism. Hence, tuning R tha helps fitting the threshold switching. The SET resistance is modeled using R c0 and E ac . The PCM current versus the BL voltage for several intermediate states is shown in Fig. 8 . No snapback is shown because the MOSFET voltage drop is not de-embedded. However, the MOSFET model has been previously validated on a dedicated test structure, and the snapback capability of the model has already been demonstrated in [23] . The model can simulate correctly the subthreshold conduction and the threshold switching for several intermediate states, with only one varying model parameter from one state to another, namely, u a . It validates the model for multilevel simulations.
The parameters belonging to the second category act on the RESET-SET-RESET characteristics, presented in Fig. 9 . In Fig. 9 , the resistance is plotted as a function of the programming current for three different temperatures. The transitions RESET-to-SET and SET-to-RESET are well fit considering the self-heating effect. We demonstrate that our model is able to reproduce the weak impact of external temperature as shown by experimental characterizations. All parameters dealing with both SET and RESET resistances have been previously extracted, using curves shown in Fig. 8 . On the SET-to-RESET transition visible on the right-hand side of these curves, the melting parameters T m and σ m are extracted. The time constant τ m has not been measured, because it is shorter than the shortest measured pulsewidth, i.e., 200 ns. It is set to 1 ns, as previously described in [25] . The RESETto-SET transition is mostly determined by the parameters responsible for the crystallization at low temperature, namely, τ 0LT and E ALT . R thc acts on the whole curve, since it is accountable for the temperature computation.
Once all static parameters are extracted, the dynamic behavior of the crystallization is studied on the ramp-down SET plot, presented in Fig. 10 . The read resistance as a function of the FT is plotted for different programming currents on Fig. 10(left) , and for different temperatures on Fig. 10(right) . The transition for several temperatures and current levels is captured by the model using b, τ 0HT , and E AHT .
The dynamics of the crystallization must also be checked on the SET low characteristics, where the SET operation is realized at relatively low current but depends on the pulsewidth. The SET low results are shown in Fig. 11 , exhibiting the phase transition for pulse widths ranging from 200 to 800 ns for three different ambient temperatures. The ambient temperature variation has an important impact on the high resistive conduction, in both the model and the measurements, and it seems that crystallization happens earlier at high ambient temperature in both the measurements and in the model. However, error bars mean that the transition happens abruptly and stochastically in the transition regime. The modeling of this transition is smooth, because the model is built on state variables that always vary continuously. This stochasticity, which has been reported by Le Gallo et al. [33] , will be integrated in the future development using corners. The modeling of the SET low characteristics is done using the same crystallization parameters as the ramp-down SET low characteristics. Transition from RESET to SET using low current density for four pulsewidths under three operating temperatures. Dots: measurements. Lines: simulations. Error bars are obtained by repeating three times the exact same set of measurements. The dynamics is hard to fit with the same model card as the ramp-down SET, as tradeoff has to be found to fit both characteristics. SET, i.e., b and τ HT . Hence, a tradeoff has to be found between those two fits. The thermal activation E AHT can be optimized, as well as the ratio R tha /R thc , so that all features are well fit.
IV. PARAMETER PHYSICAL MEANING
After the model is validated, the variation of the model card parameters is shown in order to illustrate their impact and physical meanings. Let us consider the RESET-SET-RESET characteristics, as shown in Fig. 12 . The level of the crystalline resistance is modified by R c0 , and the high resistance level is dependent on A kPF , the Poole-Frenkel prefactor. R thc plays on every aspect of this curve, as it rules the internal temperature. The SET-to-RESET transition proceeds of the amorphisation of the material, which involves the melting of it first. As the FT is short in this experiment, the crystal does not have time to grow, and the material stays in the disordered phase. The level of resistance achieved only depends on the amount of material that has been melted during the pulse. A change in melting temperature T m shifts the transition, whereas a modification of σ m parameter modifies the slope of the transition. Finally, τ 0LT dominates the RESET-to-SET transition because the operation happens in the model at a quite low temperature. Fig. 13 highlights the details of the ramp-down SET operation through the variation of two effective parameters τ 0HT and b. τ 0HT impacts the average crystallization time, as illustrated in Fig. 13(a) . As displayed in the inset of Fig. 13(b) , b accentuates the growth speed for low amorphous fraction, thus accelerates the crystallization process as the crystallization fraction increases. This autopositive feedback sets the abruptness of the transition that can be seen in Fig. 13(b) .
Both ramp-down SET and SET low operations are modeled by the same mechanism, which is the growth from the surrounding crystalline GST. In order to satisfy both crystallization dynamics with the same set of parameters, two levers are used. First, the temperature activation of the crystallization time can be tuned because both crystallizations do not happen at the same internal temperature. Second, we can use the concurrence between both thermal resistances, R tha and R thc . Inspired by finite-element simulations done by Cueto et al. [19] , the lever consists of enhancing the crystallization speed at low current by artificially increasing the internal temperature immediately after the threshold switching using a strong R tha . On the contrary, a lower R thc will slow the crystallization at high current, as the temperature achieved in the cell will be lower.
V. PERFORMANCE ASSESSMENT
The performance of the model, measured in simulation time, is now discussed. To check this aspect, addressable matrixes of PCM, including the MOSFET selector, have been simulated using the Mentor Graphics simulator Eldo on a single 2.60-GHz Intel Xeon CPU E5-2697 v3. Simulating 10 bits takes half a second, and the multiple thread processing of a 10-kbit matrix on four CPU can take just about 12 min, for a full RESET/SET/READ sequence. This simple example proves that this model is completely suitable for circuit simulation, because it is accurate and allows fast simulation, even for multiple cells.
VI. CONCLUSION
A new PCM compact model is proposed. It is compared to extensive measurements covering a wide range of times, currents, and operating temperatures. Our model fits well with all the electrical characterization results using a single model card, including for the first time, a compact modeling of two different crystallization dynamics, named ramp-down SET and SET low. This is possible using several modeling innovations that have never been used before, such as the explicit use of a melting fraction, a non-Arrhenius form of the crystallization time, and a growth speed enhanced for low amorphous fractions. The physical effects described in this model help to model different crystallization dynamics independently on the temperature and programming current variations. A switchless Verilog-A implementation of the physical-based equations ensures the fast convergence of the model, even out of the fitting range. Tests run on multiple addressable matrixes exhibit reasonable simulation times, proving that the model is suitable for circuit simulation, thanks to the efficient implementation which enables short convergence time. 
